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Abstract— Conventional MOSFET has already passed lower 
than 45nm transistor fabrication. As silicon is now hitting the 
atomic resolution and reaching its physical and electrical 
limitation, producing a proper working transistor tends to be 
more difficult and complicated. The major challenge is to 
fabricate a transistor with a nominal threshold voltage (VTH), 
lower gate leakage current (IOFF) and lower drain induced 
barrier lowering (DIBL). To overcome these problems, Silicon-
on-insulator (SOI) MOSFET has been proposed, and it is 
believed to be capable of suppressing short channel effects 
(SCEs) by burying oxide layer in the silicon substrate. ATHENA 
and ATLAS module of SILVACO software were used in 
simulating the virtual fabrication and electrical performance of 
the transistors. An investigation on the characteristics and 
performance of the devices has been conducted in order to 
compare their electrical characteristics. The MOSFET structure 
was constructed by utilizing SILVACO Athena module, and the 
electrical characteristics were simulated using SILVACO Atlas 
module. The results of both the conventional bulk MOSFET and 
the SOI MOSFET were analyzed. It was observed that SOI 
MOSFET was superior compared to the conventional MOSFET 
in terms of their overall electrical characteristics.
Index Terms— MOSFET, Silvaco, DIBL, Athena, SOI
I. INTRODUCTION
Metal-Oxide Semiconductor Field Effect Transistor 
(MOSFET) is a device that has been widely used in the 
industry. These devices are, such as the digital circuit, 
microprocessor and memory circuit industry. MOSFET is 
used as a switch to amplify the electronic signal. The 
integrated circuit (IC) comprises million numbers of MOSFET
devices due to their small size characteristic, and this feature is
another advantage of this device to the electronic industry in 
the world [1,2]. MOSFET technology is well-known in the 
industry, especially for switching application. It has been used 
widely since the early 60-70s. There have been a lot of gains 
in the performance of the MOSFET device since their size 
dimension keeps decreasing. [1].
The cost and size are the main attributes of MOSFETS 
devices. Since the technology is well established, the 
fabrication process of MOSFET device has experienced a
great decrease in cost. Due to their small physical attribute and 
low cost, MOSFET devices are mainly used in developing
CMOS logic chips. At present, MOSFET technologies have 
become the heart of every computer. Thus, a new technology
has been introduced to optimize the performance of MOSFET
device. With the presence of Buried oxide (BOX) layer, the 
characterization of MOSFET can be enhanced, thus, it speeds
up the performance of the MOSFET device. This technology 
is known as Silicon-on-insulator MOSFET or SOI MOSFET.
Short channel effect (SCE) of Silicon-on-insulator (SOI)
MOSFET is tremendously suppressed as it has been proven
theoretically and experimentally by many researchers. The 
superiority of SOI is mainly due to the dependency on film 
thickness, body and back gate (substrate) biases. This 
dependency enables a superior control of drain bias, carrier 
velocity saturation, channel length modulation and its effect 
on out conductance, as well as devices degradation due to the 
channel effect immunity to SOI MOSFETS. The use of SOI 
MOSFET in VLSI circuits provides the designer with 
additional flexibility compared to the bulk-MOSFET design 
[3]. The short body effect in the SOI MOSFET has been split
into various instances, which are the Threshold Voltage 
Reduction, Drain-Induced Conductivity Enchantment (DICE) 
and Velocity Saturation and Channel-Length Modulation 
[3,4].
One of the advantages of silicon-on-insulator (SOI) 
MOSFET over their bulk silicon counterparts is its ability to 
operate in a very high-speed switching due to its lower 
parasitic capacitances. In order to increase the drive current 
available from the transistors for the purpose of obtaining the 
highest possible speed, it is necessary to set the threshold 
voltage to the lowest value. This would easily enable the 
transistors to be turned off; thus, reducing the slope of the sub 
threshold characteristics. This outcome can be expressed as 
the change in gate voltage required reduces the drain current 
by an order of magnitude. The slope of the subthreshold is 
regarded as an important figure of merit for a MOSFET device
[5,6].
II. RESEARCH METHODOLOGY
The structures of SOI MOSFET and Conventional Bulk 
MOSFET have been designed using the Technology Computer 
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Aided Design (TCAD) tool, which is known as SILVACO 
International. Specifically, the structure of MOSFET device
was developed using Athena module, and the analysis of 
electrical characteristic was done using Atlas module.
After completing the literature study about the Bulk 
MOSFET and SOI MOSFET, both structures were virtually
fabricated using Athena tool. The electrical characteristics of 
these two devices were then compared and analyzed. The 
graphs were plotted in order to compare the electrical 
characteristic of the Bulk MOSFET and SOI MOSFET. Graph 
of Id-Vg curve was produced to allow an extraction of the 
value of subthreshold voltage and threshold voltage of both 
MOSFET devices. Meanwhile, the Id-Vd curve was produced 
to measure the value of leakage current. From the graph, the 
differences of performance between the SOI MOSFET and 
Bulk MOSFET can be recognized. Fig. 1 shows the flowchart
of how the SOI MOSFET had been virtually fabricated. For 
the Bulk MOSFET, the BOX formation was excluded from 
the virtual fabrication process [7].
Figure 2: SOI structure.
III. RESULTS AND DISCUSSION
There are three important characteristics of the conventional 
Bulk MOSFET and Silicon-on-insulator (SOI) MOSFET that 
were compared, which are the Leakage current (IOFF), Drive 
Current (ION) and Sub-threshold voltage swing. These 
electrical characteristics indicate the performance of MOSFET
devices in terms of their SCEs suppression, switching speed 
and driving capability.
A. Structure of Bulk and SOI MOSFET
Figure 3 shows the structure of Bulk MOSFET without 
SOI. 
Figure 3: Structure of Bulk MOSFET
Meanwhile, Fig. 4 shows the structure of SOI MOSFET.
The buried oxide layer with 100nm thickness is formed in this 
MOSFET structure. This MOSFET contains silicon, silicon 
dioxide, polysilicon, silicon nitride, cobalt nitride and 
aluminium. Doping concentration is one of the significant 
elements that determines the electrical characterization of the 
MOSFET device [8,9].
Figure 4: Structure of 100nm SOI MOSFET
B. Electrical characteristic of Bulk MOSFET and SOI
MOSFET. 
Fig. 5 depicts the ID-VDS characteristics for different applied 
gate voltage (VG) in bulk MOSFET device. Four different 
values of gate voltage, which are 0.5V, 1.0V, 1.5V and 2.0V 
have been swapped in order to observe the relation between 
drain current (ID) and gate voltage (VG).  Based on the graph, 
it was observed that the drain current (ID) was proportionate
with the gate voltage (VG). The higher gate voltage (VG) is, the 
higher the drain current (ID) will be [10]. Hence, the bulk 
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MOSFET device has met the expected ID-VDS characteristics.
Figure 5: Graph ID-VD for Bulk MOSFET.
It was observed that the value of threshold voltage for this 
bulk is 0.2879V and this value was closer to 0.289V of ITRS 
value [11]. Fig. 7 shows the value of ION and IOFF for the 
device of Bulk MOSFET. Specifically, the transistors should 
have a high drive current and a low sub-threshold voltage 
swing in order to increase the switching speed of the 
MOSFET device [12,13].
Figure 6: ION and IOFF level for Bulk MOSFET
Figure 7 shows the precise electrical characteristic values of 
bulk MOSFET. It can be seen that the ION values of this bulk 
MOSFET was 596.71µA/µm, while the IOFF value was
41.36nA/µm. The Sub-threshold Swing (SubVT) value was 
also displayed in Fig. 8, where the value is 97.42mV/decade.
Figure 7: Electrical characteristic of bulk MOSFET.
Fig. 8 shows the characteristic of the curve of Silicon on 
insulator (SOI) MOSFET device. This will ensure us that our 
structure is indicated by the MOSFET structure.
Figure 8: Graph ID-VD for SOI MOSFET.
The threshold voltage (VTH), state ON current (ION) and 
state OFF Current (IOFF) can be extracted from this curve as
shown in Fig. 9.
ISSN: 2180 - 1843     Vol. 6     No. 2    July - December 2014
Journal of Telecommunication, Electronic and Computer Engineering
48
Figure 9: ION and IOFF level for SOI MOSFET
Fig. 10 shows electrical characteristic of 100nm Silicon on 
Insulator (SOI) MOSFET device. The value of ION in this 
device is 628.4µA/µm. The value of IOFF is very low 
compared to the bulk MOSFET, which is 3.364pA/µm. The 
threshold voltage of the 100nm SOI MOSFET is also closer to 
ITRS 2011 value, which is 0.2902V, whereas, the sub-
threshold swing value is 74.62mV/decade.
Figure 10: Characteristic value of SOI MOSFET.
Fig. 11 shows the comparison between the bulk MOSFET 
and SOI MOSFET devices in electrical characteristic. Silicon 
on insulator (SOI) MOSFET has a lot of improvements from 
the aspect of electrical characteristic towards the bulk 
MOSFET.
Figure 11: Electrical characteristic value comparison                
between bulk and SOI MOSFET devices.
Based on Table 1, the values of subthreshold swing for SOI 
and conventional bulk MOSFET are 74.62mV/decade and 
97.42mV/decade respectively. The results show that the sub-
threshold swing of SOI MOSFET is smaller than the 
conventional bulk MOSFET. It also shows that the SOI 
MOSFET can make faster transition between the off (low 
current) and the on (high current) states [12].
Table 1
Comparison between SOI MOSFET and Conventiaonal Bulk MOSFET
Response 
characteristic SOI MOSFET
Conventional 
MOSFET
VTH 0.2902 V 0.2879 V
SubVT 74.62 mV/decade 97.42 mV/decade
ION 628.4 µA/µm 596.71 µA/µm
IOFF 3.336 pA/µm 41.36 pA/µm
IV. CONCLUSION
This paper emphasizes the investigation and comparison of 
electrical characteristics between the Conventional Bulk 
MOSFET device and Silicon-on-insulator (SOI) MOSFET
device. The analysis of the results shows that the electrical 
characteristic of the SOI MOSFET was much better than the 
conventional Bulk MOSFET device. The presence of buried 
oxide (BOX) in SOI MOSFET device is capable of reducing 
the charge sharing between the source region and drain region, 
thereby increasing the drive current (ION). As a result, the 
leakage current (IOFF) of SOI MOSFET device is reduced as it 
indicates a better suppression of short channel effects (SCEs). 
The Sub-threshold voltage swing (SubVT) of SOI MOSFET 
device was observed to be lower than the conventional Bulk 
MOSFET device. The low sub-threshold voltage swing 
(SubVT) is desired in order to attain faster switching speed 
operation.
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